Bus Encoder for Crosstalk avoidance in on-chip communication

Throughout most of the past history of integrated circuits, on-chip interconnect wires were considered to be second class citizens that had only to be considered in special cases or when performing high-precision analysis. With the introduction of deep-submicron semi-conductor technologies, this picture is undergoing rapid changes. The parasitics effects introduced by the wires display a scaling behavior that differs from the active devices such as transistors, and tend to gain in importance as device dimensions are reduced and circuit speed is increased. In fact, they start to dominate some of the relevant metrics of digital integrated circuits such as speed, energy-consumption, and reliability. This situation is aggravated by the fact that improvements in technology make the production of ever-larger die sizes economically feasible, which results in an increase in the average length of an interconnect wire and in the associated parasitic effects. A careful and in-depth analysis of the role and the behavior of the interconnect wire in a semiconductor technology is therefore not only desirable, but even essential.

Autorentext

Gunti Nagendra Babu has received his Diploma in E&C in 2007 from Sri Venkateshwara Government Polytechnic college,Tirupati. He has received his bachelor's degree from Sree Nidhi institute of Science & Technology,Hyderabad which is affiliated under JNTUH in 2010. Currently, he is pursuing his M.Tech degree in Microelectronics and VLSI group at IIT.