CMOS Test and Evaluation
Details
CMOS Test and Evaluation: A Physical Perspective is a single source for an integrated view of test and data analysis methodology for CMOS products, covering circuit sensitivities to MOSFET characteristics, impact of silicon technology process variability, applications of embedded test structures and sensors, product yield, and reliability over the lifetime of the product. This book also covers statistical data analysis and visualization techniques, test equipment and CMOS product specifications, and examines product behavior over its full voltage, temperature and frequency range.
Relates CMOS product performance to basic physical models of transistors and passive elements Uses embedded test structures and sensors for product test debug, yield and performance evaluation Describes impact of device variability Discusses application corners, schmooing and product specifications including guardbands Presents an overall view of CMOS product chip test, test equipment and diagnostic tools Describes data analysis techniques for rapid evaluation and debug during test Features nearly 300 illustrations Includes supplementary material: sn.pub/extras Request lecturer material: sn.pub/lecturer-material
Autorentext
Manjul Bhushan is a technical consultant in New York.
Mark Ketchen is a technical consultant in Massachusetts.
Klappentext
This book extends test structure applications described in Microelectronic Test Structures for CMOS Technology (Springer 2011) to digital CMOS product chips. Intended for engineering students and professionals, this book provides a single comprehensive source for evaluating CMOS technology and product test data from a basic knowledge of the physical behavior of the constituent components. Elementary circuits that exhibit key properties of complex CMOS chips are simulated and analyzed, and an integrated view of design, test and characterization is developed. Appropriately designed circuit monitors embedded in the CMOS chip serve to correlate CMOS technology models and circuit design tools to the hardware and also aid in test debug. Impact of silicon process variability, reliability, and power and performance sensitivities to a range of product application conditions are described. Circuit simulations exemplify the methodologies presented, and problems are included at the end of the chapters.
Inhalt
Introduction.- CMOS Circuit Basics.- CMOS Storage Elements and Synchronous Logic.- IDDQ and Power.- Embedded PVT Monitors.- Variability.- Product Chip Test and Characterization.- Reliability, Burn-In and Guardbands.- Data Analysis and Characterization.- CMOS Metrics and Model Evaluation.
Weitere Informationen
- Allgemeine Informationen
- GTIN 09781493913480
- Genre Elektrotechnik
- Auflage 2015
- Sprache Englisch
- Lesemotiv Verstehen
- Anzahl Seiten 440
- Größe H241mm x B160mm x T30mm
- Jahr 2014
- EAN 9781493913480
- Format Fester Einband
- ISBN 1493913484
- Veröffentlichung 04.12.2014
- Titel CMOS Test and Evaluation
- Autor Mark B. Ketchen , Manjul Bhushan
- Untertitel A Physical Perspective
- Gewicht 822g
- Herausgeber Springer New York