Design and statistical analysis of high performance SRAM cell

In this book, a novel SRAM cell with eight transistors is being proposed to reduce the static hence total power dissipation. When compared to the conventional 6T SRAM and NC-SRAM cell, the proposed SRAM shows a significant reduction in the gate leakage current, static and total power dissipation while produce higher stability. In the technique employed for the proposed SRAM cell, the operating voltage is reduced in idle mode. The technique led a reduction of 31.2% in the total power dissipation, a reduction of 40.4% on static power dissipation, and The SVNM SINM WTV and WTI of proposed SRAM cell was also improved by 11.17%, 52.30%, 2.15%, 59.1% respectively as compare to 6T SRAM cell and as compare to NC-SRAM cell is 27.26%, 47.44%, 4.31%, 64.44% respectively. Cadence Virtuoso tools are used for simulation with 90- nm CMOS process technology.

Autorentext
Prasad, GovindGovind Prasad is currently working as an assistant professor in ECE Department, GITAM University, Hyderabad. Mr. Prasad has Bachelors degree in ECE from MPCCET, Bhilai and Masters degree in VLSI Design and Embedded System from NIT, Rourkela. Mr. Prasad is the author of many IEEE international conference papers and international journal papers.