High Speed Signature Detection Architectures for Network Applications

CHF 68.75
Auf Lager
SKU
AGBN69SKG3Q
Stock 1 Verfügbar
Geliefert zwischen Mi., 12.11.2025 und Do., 13.11.2025

Details

The continuous growth in the Internet's size, the amount of data traffic, and the complexity of processing the traffic give rise to new challenges in building high performance network devices. One of the most fundamental tasks performed by these devices is detecting the signature for predefined keys. Address lookup, packet classification, and deep packet inspection are some of the operations which involve Signature Detection Technique which is typically a part of the packet forwarding mechanism, and may create a performance bottleneck. More than that software based SDT algorithms are normally slow which can not match with today's high speed network traffic. Therefore, fast and resource efficient hardware architectures are required. Most commonly used hardware based techniques for such signature detection are Content addressable Memory and Bloom Filter. While CAM can offer very fast search, it is expensive and consumes a large amount of power. A Bloom filter is used to represent a set of bit-strings compactly and support set membership queries. Hence, designing high performance, power-efficient and high-speed signature detection techniques has received a great deal of attention

Autorentext

Dr. Arun Manoharan is a Professor of Electronics and Communication Engineering, K.S.R. College of Engineering, Tiruchengode, India. He completed his Bachelor s degree at Thiagaraja College of Engineering, India, Master s Degree in VLSI Design and PhD at Anna University, Chennai, India and Post Doctoral Research at University of Aveiro, Portugal.


Klappentext

The continuous growth in the Internet s size, the amount of data traffic, and the complexity of processing the traffic give rise to new challenges in building high performance network devices. One of the most fundamental tasks performed by these devices is detecting the signature for predefined keys. Address lookup, packet classification, and deep packet inspection are some of the operations which involve Signature Detection Technique which is typically a part of the packet forwarding mechanism, and may create a performance bottleneck. More than that software based SDT algorithms are normally slow which can not match with today s high speed network traffic. Therefore, fast and resource efficient hardware architectures are required. Most commonly used hardware based techniques for such signature detection are Content addressable Memory and Bloom Filter. While CAM can offer very fast search, it is expensive and consumes a large amount of power. A Bloom filter is used to represent a set of bit-strings compactly and support set membership queries. Hence, designing high performance, power-efficient and high-speed signature detection techniques has received a great deal of attention

Weitere Informationen

  • Allgemeine Informationen
    • GTIN 09783659249822
    • Anzahl Seiten 132
    • Genre Allgemein & Lexika
    • Herausgeber LAP LAMBERT Academic Publishing
    • Gewicht 215g
    • Untertitel FPGA based Reconfigurable Architectures
    • Größe H220mm x B150mm x T8mm
    • Jahr 2012
    • EAN 9783659249822
    • Format Kartonierter Einband
    • ISBN 3659249823
    • Veröffentlichung 18.09.2012
    • Titel High Speed Signature Detection Architectures for Network Applications
    • Autor Arun Manoharan
    • Sprache Englisch

Bewertungen

Schreiben Sie eine Bewertung
Nur registrierte Benutzer können Bewertungen schreiben. Bitte loggen Sie sich ein oder erstellen Sie ein Konto.
Made with ♥ in Switzerland | ©2025 Avento by Gametime AG
Gametime AG | Hohlstrasse 216 | 8004 Zürich | Schweiz | UID: CHE-112.967.470