64-bit Dynamic FeedThrough Logic Adder

CMOS is an attractive technology for the realization of Very large Scale Integration (VLSI) system. Over past decade, CMOS technology has played an increasingly important role in the global integrated circuit design. However conventional static CMOS design techniques suffer from the drawback of higher penalty on silicon area, less density packed , low speed and high power dissipation. In these cases, it is desirable to implement smaller and faster gates.The increasing demand for low power very large scale integration (VLSI) can be addressed at different design levels,such as the architecture,circuit, and layout level. Addition is the most commonly used arithmetic operation in microprocessor and DSPs, and it is often one of the speed-limiting-element. Hence optimization of the adder both in terms of speed and/or power consumption should be pursued. During the design of an adder we have to make two choices in regard to different design abstraction levels. One is the responsible for the adder s architecture implemented with the one-bit full adder as a building block .The other defines the specific design style at transistor level to implement the one-bit full adder.

Autorentext

Currently Working as an Assistant Professor in SRITS Datia (M.P.) India in ECE Department. I obtain my MSc.(Electronics & communication) from Bundelkhand University Campus Jhansi (U.P.) India in 2007 and Received my M.Tech. Degree from Centre For Development of Advanced Computing Noida Affiliated To GGSIPU Delhi India in VLSI Technology in 2010.