CMOS LNA using 130nm Process

The domain of Electronics is unremittingly moves towards the scale down technologies each day. Now a generation's of technology reach to nanoscale. As technology shrinks it is having the some pros and corns. RFIC's are using this nanotechnology for the effective working. But there are some defies in designing the RFIC because of technology scaling, such as low power consumption, design of various circuits like low noise amplifier (LNA), mixer, differential amplifier design etc., noise figure, impedance matching, linearity, life of RFIC, leakage current etc. Among all these challenges Low Noise Amplifiers Linearity and Noise Figure roadblock in efficient RFIC design.

Autorentext

1) Prof. Sandip R. Udawant, M.E E & TC, Fachbereich ECE, Om Parkash Jogender Singh Universität, Churu (Raj.) und Assistenzprofessor, Fachbereich E & TC, Dr.VithalraoVikhe Patil COE, Ahmednagar (Maharashtra).2) Dr. Suman Rani, PhD ECE, außerordentlicher Professor, Fachbereich ECE, Om Parkash Jogender Singh University, Churu (Raj.)