Design of CMOS Low Power Folding and Interpolating ADC

Folding and Interpolating ADCs have been shown to be an effective means of digitization of high bandwidth signals at intermediate resolution. The book focuses on design of low power Folding and Interpolating ADC using novel cascaded folding amplifier. The architecture improvements and optimization of various sub blocks are discussed in the book. The pre- processing block-folding amplifier is designed to reduce power consumption and settling time. In ADC, comparators consume the major part of the total power. The converter architecture is designed with reduced number of comparators and minimum hardware. For further reduction of latency and number of comparators, folding amplifier is used in the design of coarse and fine converter both. To reduce the power consumption, encoder based on XOR-OR logic is used. The design is implemented using 0.35um technology at 3.3V.

Autorentext

Dr. Shruti Oza is presently working as a head and associate professor at Kalol Institute of Technology & Research Centre. She did M.Tech. and Ph.D. from Nirma University. She has published/ presented more than 40 research papers in various international/ national journals/conferences. Her area of interests is analog/mixed mode VLSI design.