Design of Nano-Scale SOI-MOSFETs for Low Power GHz Wireless Systems

The key points of this book can be summarized as follows: A nano-scale gate-underlap SOI MOSFETs has been designed and optimized, which has been authenticated through simulation using SILVACO ATLAS TCAD. Furthermore, an overall non-quasi-static (NQS) small signal equivalent model of the designed SOI MOSFET has presented by taking into account its intrinsic and extrinsic parameters. In addition, the model has been found to predict high frequency noise very well, which is important for the design of LNA and Mixer for high frequency applications. The developed NQS overall model of the device has been verified by designing LNA and Mixer for multiband wireless LAN applications. Some of the key extracted parameters of underlap device (Cgs, Cgd, Cds, Rge, Rse and Rde, respectively) were used in large-signal SOI-BSIM4 model and design of dual-bands cascode mixer for 2.4GHz and 5.8GHz bands has been carried out. In addition, effects of process parameters variations of underlap FD-SOI MOSFETs on linearity of cascode LNA and Mixer for wireless LAN applications have been presented using ATLAS TCAD mixed-mode simulation.

Autorentext

Dr. Indra Vijay Singh, Ph.D. (2014-Aligarh Muslim University (A.M.U.), Aligarh (UP)-India-202002). Currently he is working as an Assistant Professor in ITM University, Gwalior (MP)- India, also he has worked in A.M.U, Aligarh. His research area is design of silicon and non-silicon devices for millimeter wave wireless circuits and systems.