Design of Power Reduction in Very Large Scale Integrated Systems

Testing low power very large scale integrated (VLSI) circuits in the recent times has become a critical problem area due to yield and reliability problems. This research work lays emphasis on reducing power dissipation during test application at logic level and register-transfer level (RTL) of abstraction of the VLSI design flow. In the initial stage, this research work addresses power reduction techniques in scan sequential circuits at the logic level of abstraction. Implementation of a new best primary input change (BPIC) technique based on a novel test application strategy has been proposed. The technique increases the correlation between successive states during shifting in test vectors and shifting out test responses by changing the primary inputs such that the smallest number of transitions is achieved. The new technique is test set dependent and it is applicable to small to medium sized full and partial scan sequential circuits.

Autorentext

1. B. Babu Rajesh: Research Scholar From Kanpur University, Kanpur U.P2. Dr. G. Manoj Someswar: Dean (R&D) Global Research Academy, Hyderabad, Telangana, India.3. Dr. V. Krishnanaik Ph.D(ECE): Professor, Brilliant Grammar School Educational Society group of Intuitions - Integrated Campus, Hyderabad.