FPGA-BASED Hardware Accelerators

CHF 177.75
Auf Lager
SKU
OT9OIA06QS9
Stock 1 Verfügbar
Geliefert zwischen Di., 11.11.2025 und Mi., 12.11.2025

Details

This book suggests and describes a number of fast parallel circuits for data/vector processing using FPGA-based hardware accelerators. Three primary areas are covered: searching, sorting, and counting in combinational and iterative networks. These include the application of traditional structures that rely on comparators/swappers as well as alternative networks with a variety of core elements such as adders, logical gates, and look-up tables. The iterative technique discussed in the book enables the sequential reuse of relatively large combinational blocks that execute many parallel operations with small propagation delays. For each type of network discussed, the main focus is on the step-by-step development of the architectures proposed from initial concepts to synthesizable hardware description language specifications. Each type of network is taken through several stages, including modeling the desired functionality in software, the retrieval and automatic conversion of key functions, leading to specifications for optimized hardware modules. The resulting specifications are then synthesized, implemented, and tested in FPGAs using commercial design environments and prototyping boards. The methods proposed can be used in a range of data processing applications, including traditional sorting, the extraction of maximum and minimum subsets from large data sets, communication-time data processing, finding frequently occurring items in a set, and Hamming weight/distance counters/comparators. The book is intended to be a valuable support material for university and industrial engineering courses that involve FPGA-based circuit and system design.


The book describes design and implementations of FPGA (Field-Programmable Gate Arrays)/PSoC (Programmable Systems-on-Chip) hardware accelerators Focus is on hardware accelerators for data/information processing and combinatorial optimization The presented material will be supported by numerous practical examples with demonstration of the results using recent prototyping systems from Xilinx

Inhalt
Reconfigurable devices and design tools.- Architectures of FPGA-based hardware accelerators and design techniques.- Hardware accelerators for data search.- Hardware accelerators for data sort.- FPGA-based hardware accelerators for selected computational problems.- Hardware/software co-design.

Weitere Informationen

  • Allgemeine Informationen
    • GTIN 09783030207236
    • Genre Elektrotechnik
    • Auflage 1st edition 2019
    • Sprache Englisch
    • Lesemotiv Verstehen
    • Anzahl Seiten 264
    • Größe H235mm x B155mm x T15mm
    • Jahr 2020
    • EAN 9783030207236
    • Format Kartonierter Einband
    • ISBN 3030207234
    • Veröffentlichung 14.08.2020
    • Titel FPGA-BASED Hardware Accelerators
    • Autor Valery Sklyarov , Iouliia Skliarova
    • Untertitel Lecture Notes in Electrical Engineering 566
    • Gewicht 406g
    • Herausgeber Springer International Publishing

Bewertungen

Schreiben Sie eine Bewertung
Nur registrierte Benutzer können Bewertungen schreiben. Bitte loggen Sie sich ein oder erstellen Sie ein Konto.
Made with ♥ in Switzerland | ©2025 Avento by Gametime AG
Gametime AG | Hohlstrasse 216 | 8004 Zürich | Schweiz | UID: CHE-112.967.470