FPGA based implementation of self timed FIR filter

This book proposes a methodology for implementing digital circuits and systems using asynchronous scheme called as self-timing. A methodology which results in average case performance vs. worst-case performance of the digital system without the global clocking overhead. The primary objective of the book is to give the readers an overview of the self-timing methodology, how to build smaller to medium scale digital circuits, modeling for HDL simulation and fast prototyping on Field Programmable Gate Arrays. This book is suggested to readers who are doing their master's degree in electronics engineering with specialization in VLSI/Embedded Systems.

Autorentext

Jithesh C. P., working as Assistant Professor, Department of Electronics Engineering, Government Engineering College, Kozhikode, India. He has acquired B.Tech, ECE (Calicut University) in 2002, M.Tech, VLSI System (NIT Trichy) in 2005. He has around 5 years semiconductor industry experience and more than 5 years of teaching experience.