High Throughput Low Power Architecture for Network-on-chip

To keep pace with market demand for more performance and functionality in electronic products like mobile phones, digital cameras, computers and digital televisions, manufacturers pack billions of transistors onto a single chip. Increasing transistor density, higher operating frequencies drive today's semiconductor industry scenery. Under these conditions, there is a desire to create Network-on-Chip (NoC); the implementation and integration of multiple computer or entire electronic systems (microcontroller, memory block, timers, peripherals, etc..) on a single chip. High throughput architecture to achieve high performance NoC is the target for the proposed research. The proposed architecture can also improve the latency of the network. Another proposed research area is to design a low power switch to achieve power-efficient NoC. To the best of our knowledge, this is the first in depth analysis on circuit level to optimize performance of different NoC typologies.

Autorentext

Mohamed A. Abd El Ghany received Ph.D degree in area of high-performance VLSI/IC design from GUC, Egypt (2010). He was in National Space Agency of Ukraine, EGYPTSAT-1 (2003-2006). He was an International Scholar at Ohio State University, USA (2008-2009). He is Assistant Professor in GUC. He is the author of about 22 papers and two book chapters.