Wir verwenden Cookies und Analyse-Tools, um die Nutzerfreundlichkeit der Internet-Seite zu verbessern und für Marketingzwecke. Wenn Sie fortfahren, diese Seite zu verwenden, nehmen wir an, dass Sie damit einverstanden sind. Zur Datenschutzerklärung.
Networks on Chip
Details
Network-on-Chip (NoC) is communication infrastructure
for future multi-core Systems-on-Chip (SoCs). NoCs
are expected to overcome scalability and performance
limitations of Point-to-Point (P2P) and bus-based
communication systems. The routing algorithm of a
given NoC affects the performance of the system
measured with respect to metrics such as latency,
throughput and load distribution. In this work, the
popular Orthogonal One Turn (O1TURN) and Dimension
Order Routing algorithms (DOR) for 2D-meshes are
implemented by computer simulation. Investigation of
the effect of parameters such as packet, buffer, and
topology sizes on the performance of the network
showed that the center of the network is loaded more
than the edges. A DOR algorithm with modified flit
injection policy is evaluated to achieve a more
balanced load distribution. This book explains basic
concepts of On-Chip Networks and can be used as an
introductory material.
Autorentext
He received the B.S. degree in ComputerEngineering from the Kyrgyz Technical University afterI.Razzakov, Bishkek, Kyrgyzstan, in 2003 and M.S. degree inElectrical and Electronics Engineering(EEE) from the Middle EastTechnical University(METU), Ankara, Turkey, in 2007, and iscurrently pursuing PhD degree in EEE at METU.
Klappentext
Network-on-Chip (NoC) is communication infrastructurefor future multi-core Systems-on-Chip (SoCs). NoCsare expected to overcome scalability and performancelimitations of Point-to-Point (P2P) and bus-basedcommunication systems. The routing algorithm of agiven NoC affects the performance of the systemmeasured with respect to metrics such as latency,throughput and load distribution. In this work, thepopular Orthogonal One Turn (O1TURN) and DimensionOrder Routing algorithms (DOR) for 2D-meshes areimplemented by computer simulation. Investigation ofthe effect of parameters such as packet, buffer, andtopology sizes on the performance of the networkshowed that the center of the network is loaded morethan the edges. A DOR algorithm with modified flitinjection policy is evaluated to achieve a morebalanced load distribution. This book explains basicconcepts of On-Chip Networks and can be used as anintroductory material.
Weitere Informationen
- Allgemeine Informationen
- GTIN 09783639145106
- Sprache Englisch
- Größe H220mm x B150mm x T6mm
- Jahr 2009
- EAN 9783639145106
- Format Kartonierter Einband (Kt)
- ISBN 978-3-639-14510-6
- Titel Networks on Chip
- Autor Maksat Atagoziyev
- Untertitel Topology, Switching, Routing
- Gewicht 153g
- Herausgeber VDM Verlag
- Anzahl Seiten 92
- Genre Informatik