Wir verwenden Cookies und Analyse-Tools, um die Nutzerfreundlichkeit der Internet-Seite zu verbessern und für Marketingzwecke. Wenn Sie fortfahren, diese Seite zu verwenden, nehmen wir an, dass Sie damit einverstanden sind. Zur Datenschutzerklärung.
Retargetable Processor System Integration into Multi-Processor System-on-Chip Platforms
Details
This book presents a methodology and the associated tooling for enabling design space exploration as well as a successive refinement flow for the design of optimized MP-SoCs with a high degree of automation.
The ever increasing complexity of modern electronic devices together with the continually shrinking time-to-market and product lifetimes pose enormous chip design challenges to meet flexibility, performance and energy efficiency constraints. As a consequence, the current trend is towards programmable platforms (Multi-Processor System-on-Chip Platforms, MP-SoC), which are tailored to the respective target application. In the usual case, a new platform is designed by selecting and assembling standard platform elements.
However, best results can only be achieved if the processor cores and the communication modules themselves are also optimized for the target application. Effective exploration is only possible if accurate module simulators are generated automatically based on abstract specifications. As a matter of fact, CoWare's BusCompiler allows generating accurate simulators for communication modules, and modeling languages such as LISA enable the same for processor cores.
In Retargetable Processor System Integration into Multi-Processor System-on-Chip Platforms, such originally independent approaches are combined in order to enable the development of highly optimized programmable platforms.
The first chapters of this book summarize the state of the art in all three involved fields separately: general system level design, communication modeling, and processor modeling. The main chapters then present a methodology and the associated tooling for enabling design space exploration as well as a successive refinement flow for the design of optimized MP-SoCs with a high degree of automation.
New methodology with potential for obtaining best results in MP-SoC design Most detailed book about retargetable processor system integration Separate, elaborated introduction into state of the art for all 3 involved fields
Autorentext
Both Prof. Heinrich Meyr and Prof. Rainer Leupers have (co-)authored numerous books for Springer
Inhalt
SOC Design Methodologies.- Communication Modeling.- Processor Modeling.- Processor System Integration.- Successive Top-Down Refinement Flow.- Automatic Retargetability.- Debugging and Profiling.- Case Study.- Summary.
Weitere Informationen
- Allgemeine Informationen
- GTIN 09781402085741
- Genre Elektrotechnik
- Sprache Englisch
- Lesemotiv Verstehen
- Anzahl Seiten 162
- Größe H235mm x B155mm
- Jahr 2008
- EAN 9781402085741
- Format Fester Einband
- ISBN 978-1-4020-8574-1
- Veröffentlichung 15.07.2008
- Titel Retargetable Processor System Integration into Multi-Processor System-on-Chip Platforms
- Autor Andreas Wieferink , Heinrich Meyr , Rainer Leupers
- Gewicht 950g
- Herausgeber Springer-Verlag GmbH