Strategies to Reduce Power during VLSI Circuit Testing

Testing is now considered as one of the most important issues in the development process of integrated circuits. With the advent of deep sub-micron (DSM) technology, the tight constraints on power dissipation have created new challenges for testing low power VLSI circuits. This necessitates redesigning the traditional test techniques that do not account for power dissipation during test application. Test power is always expected to be higher than that in the normal mode of operation of a circuit. High test power may lead to permanent or temporal damage of the chip. The objective of this thesis is to develop strategies to reduce test power consumption, considering both dynamic and leakage power, without compromising the fault coverage and thus increasing the manufacturing yield. Four different strategies (three for external testing and one for internal testing) have been developed in such a way that they require either zero or very small overhead in terms of area. The techniques also have no impact on fault coverage and functional critical path

Autorentext

Mr. Subhadip Kundu received his B.Tech degree from WBUT in 2007 and MS degree from IIT Kharagpur in 2010. Currently, He is pursuing PhD in Department of CSE, IIT Kharagpur. His current areas of research are: Fault diagnosis, Thermal and Power aware testing. He has published more than 14 international conference papers and journals in these domains.