Study and Analysis of Vedic Multipler and 16 Bit Arithmatic Unit

This study is based on design and implementation of a 16 bit Arithmetic module, which uses Vedic Mathematics algorithms.The Arithmetic module has been designed which employs these Vedic multiplier and MAC units for its operation. Logic verification of these modules has been done by using Modelsim 6.5. Further, the whole design of Arithmetic module has been realised on Xilinx Spartan 3E tools. The synthesis results show that the computation time for calculating the product of 16x16 bits is 10.148 ns, while for the MAC operation is 11.151 ns. The maximum combinational delay for the Arithmetic module is 15.749 ns. Another Model of Vedic Multiplier is proposed by using compressor adder for 8 bit and 16 bit Multiplication that has improved the performance of Multiplier.

Autorentext

Dr K L.Baishnab, did his B.Tech from Regional Engineering College Silchar, India in the year 1995. M.Tech from Indian Institute of Technology Kharagpur, India, in the year 2004. PhD from National Institute of Technology Silchar in India. He has been in working as faculty since 1998 March at National Institute of Technology Silchar in India.