Wir verwenden Cookies und Analyse-Tools, um die Nutzerfreundlichkeit der Internet-Seite zu verbessern und für Marketingzwecke. Wenn Sie fortfahren, diese Seite zu verwenden, nehmen wir an, dass Sie damit einverstanden sind. Zur Datenschutzerklärung.
Transaction Level Modelling Using SystemC
Details
From the start of the innovation of integratedcircuits (ICs), the number ofavailable transistors on one chip has increased everyyear with approximately60 percent (Moore´s Law). It is predicted that thistrend will continue at least forthe next ten years. Another trend is to integrateseveral system components,such as memories and processors on one chip. This isdenoted as System on Chip (SoC).
Autorentext
Pellmann Michael Michael Pellmann finished his studies at the University ofApplied Sciences in 2004.
Klappentext
From the start of the innovation of integrated circuits (ICs), the number of available transistors on one chip has increased every year with approximately 60 percent (Moore's Law). It is predicted that this trend will continue at least for the next ten years. Another trend is to integrate several system components, such as memories and processors on one chip. This is denoted as System on Chip (SoC).
Weitere Informationen
- Allgemeine Informationen
- GTIN 09783639081022
- Genre Technik
- Sprache Englisch
- Anzahl Seiten 92
- Herausgeber VDM Verlag
- Größe H6mm x B220mm x T150mm
- Jahr 2008
- EAN 9783639081022
- Format Kartonierter Einband (Kt)
- ISBN 978-3-639-08102-2
- Titel Transaction Level Modelling Using SystemC
- Autor Michael Pellmann
- Untertitel Modelling of a Packet-switched Message-passingInterconnect Standard Using SystemCfor a Network-on-Chip (NoC)
- Gewicht 140g