Wir verwenden Cookies und Analyse-Tools, um die Nutzerfreundlichkeit der Internet-Seite zu verbessern und für Marketingzwecke. Wenn Sie fortfahren, diese Seite zu verwenden, nehmen wir an, dass Sie damit einverstanden sind. Zur Datenschutzerklärung.
Transistor Level Modeling for Analog/RF IC Design
Details
This comprehensive volume presents a wealth of practical knowledge in the field of MOS transistor modeling. Coverage includes the 2/3D process and device simulations with a focus on high-voltage MOSFET devices, the development of both PSP and EKV models, and comparisons of physics-based MOSFET models with measurement-based models. The variety of subjects and the high quality content of this volume make it a preferred reference for researchers and users of MOSFET devices and models. The book is recommended for everyone involved in compact model developments, numerical TCAD modeling, parameter extraction, space-level simulation or model standardization.
Brings together a variety of modeling techniques Treats models as well as methods of implementation Is a true in depth source for MOS-modelers
Autorentext
Dr. Grabinski, Dr. Nauwelaers and Dr. Scheurs organized the MOS-Modeling workshop at the European Solid-State Devices Conference (ESSDERC) in 2004, and due to popular request will do again at ESSDERC 2005 in Grenoble. Dr. Grabinski is in industry, at Freescale Semiconductor, while Dr. Nauwelaers and Dr. Schreurs are in academia.
Inhalt
2/3-D process and device simulation. An effective tool for better understanding of internal behavior of semiconductor structures.- PSP: An advanced surface-potential-based MOSFET model.- EKV3.0: An advanced charge based MOS transistor model.A design-oriented MOS transistor compact model.- Modelling using high-frequency measurements.- Empirical FET models.- Modeling the SOI MOSFET nonlinearities. An empirical approach.- Circuit level RF modeling and design.- On incorporating parasitic quantum effects in classical circuit simulations.- Compact modeling of the MOSFET in VHDL-AMS.- Compact modeling in Verilog-A.
Weitere Informationen
- Allgemeine Informationen
- GTIN 09789048171484
- Genre Elektrotechnik
- Auflage Softcover reprint of hardcover 1st edition 2006
- Editor Wladyslaw Grabinski, Dominique Schreurs, Bart Nauwelaers
- Sprache Englisch
- Lesemotiv Verstehen
- Anzahl Seiten 308
- Größe H244mm x B170mm x T17mm
- Jahr 2010
- EAN 9789048171484
- Format Kartonierter Einband
- ISBN 9048171482
- Veröffentlichung 19.10.2010
- Titel Transistor Level Modeling for Analog/RF IC Design
- Gewicht 535g
- Herausgeber Springer Netherlands