Wir verwenden Cookies und Analyse-Tools, um die Nutzerfreundlichkeit der Internet-Seite zu verbessern und für Marketingzwecke. Wenn Sie fortfahren, diese Seite zu verwenden, nehmen wir an, dass Sie damit einverstanden sind. Zur Datenschutzerklärung.
VLSI Design and Test
Details
This book constitutes the refereed proceedings of the 21st International Symposium on VLSI Design and Test, VDAT 2017, held in Roorkee, India, in June/July 2017.
The 48 full papers presented together with 27 short papers were carefully reviewed and selected from 246 submissions. The papers were organized in topical sections named: digital design; analog/mixed signal; VLSI testing; devices and technology; VLSI architectures; emerging technologies and memory; system design; low power design and test; RF circuits; architecture and CAD; and design verification.
Includes supplementary material: sn.pub/extras
Inhalt
Digital design.- Analog/mixed signal.- VLSI testing.- Devices and technology.- VLSI architectures.- Emerging technologies and memory.- System design.- Low power design and test.- RF circuits.- Architecture and CAD.- Design verification.
Weitere Informationen
- Allgemeine Informationen
- GTIN 09789811074691
- Genre Information Technology
- Auflage 1st ed. 2017
- Editor Brajesh Kumar Kaushik, Sudeb Dasgupta, Virendra Singh
- Lesemotiv Verstehen
- Anzahl Seiten 815
- Größe H235mm x B155mm x T50mm
- Jahr 2017
- EAN 9789811074691
- Format Kartonierter Einband
- ISBN 978-981-10-7469-1
- Titel VLSI Design and Test
- Untertitel 21st International Symposium, VDAT 2017, Roorkee, India, June 29 - July 2, 2017, Revised Selected Papers
- Gewicht 1247g
- Herausgeber Springer
- Sprache Englisch