VLSI for Video Decoding

Advances of video coding made an adverse impact on VLSI implementation over mobile communication systems. Those impacts mainly include area, power, and channel deterioration in the video decoding side. Therefore, this book presents a low- power dual-standard video decoder to improve the area/power efficiency. It supports MPEG-2 SP@ML and H.264/AVC BL@L4 video decoding in a single chip and features a scalable architecture to reduce the required silicon area as well as power dissipation. Moreover, to combat transmission errors of video streams, this design is robust to the channel behavior for improving the subjective and objective visual quality.

Autorentext

Tsu-Ming (Mingle) Liu, Ph.D: Studied Electrical Engineering at National Chiao-Tung University. Technical Staff at Mediatek Inc., HsinChu, Taiwan. Dr. Liu has authored and coauthored over 30 papers in academic journals and national/international conference proceedings (http://member.si2lab.org/~mingle/).