Wir verwenden Cookies und Analyse-Tools, um die Nutzerfreundlichkeit der Internet-Seite zu verbessern und für Marketingzwecke. Wenn Sie fortfahren, diese Seite zu verwenden, nehmen wir an, dass Sie damit einverstanden sind. Zur Datenschutzerklärung.
XCore XS1
CHF 34.30
Auf Lager
SKU
J7C90P6J4QV
1 Verfügbar 
Geliefert zwischen Fr., 27.02.2026 und Mo., 02.03.2026
Details
Please note that the content of this book primarily consists of articles available from Wikipedia or other free sources online. The XCore XS1 is a 32-bit RISC microprocessor architecture designed by XMOS. The architecture is designed to be used for embedded systems, and instruction encoding is compact using 16 bits for frequently used instructions (with up to three operands) and 32 bits for less frequently used instructions (with up to 6 operands). Almost all instructions execute in a single cycle, and the architecture supports is event driven in order to decouple the timings that a program needs to make from the execution speed of the program. A program will normally perform its computations and then wait for an event (eg a message, time, or external I/O event) before continuing. The architecture comprises a central execution unit that operates on a set of 25 registers, a surrounded by a number of resources that perform operations that interact with the environment. Each thread has its own set of hardware registers, enabling threads to execute concurrently.
Weitere Informationen
- Allgemeine Informationen
- GTIN 09786130411183
- Editor Lambert M. Surhone, Miriam T. Timpledon, Susan F. Marseken
- Größe H220mm x B220mm
- EAN 9786130411183
- Format Fachbuch
- Titel XCore XS1
- Herausgeber Betascript Publishing
- Anzahl Seiten 92
- Genre Informatik
Bewertungen
Schreiben Sie eine Bewertung
